

ABSTRACT OF THE DISCLOSURE

A memory controller includes a state generator configured to generate a plurality of state information signals in response to command requests associated with a plurality of banks in a memory. An enable signal generator is configured to generate a plurality of enable signals indicating whether the state information signals are valid or invalid. A
5 bank controller is configured to generate a command based on the state information signals and the enable signals.